FLASH MEMORY

CMOS

2M (256K \times 8) BIT

MBM29LV002T-10/-12/MBM29LV002B-10/-12

■ FEATURES

· Single 3.0 V read, program, and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

• Compatible with JEDEC-standard world-wide pinouts

40-pin TSOP (Package suffix: PTN – Normal Bend Type, PTR – Reversed Bend Type) 40-pin SON (Package suffix: PNS)

- Minimum 100,000 program/erase cycles
- High performance

100 ns maximum access time

Sector erase architecture

One 16K byte, two 8K bytes, one 32K byte, and three 64K bytes.

Any combination of sectors can be concurrently erased. Also supports full chip erase.

Boot Code Sector Architecture

T = Top sector

B = Bottom sector

Embedded Erase[™] Algorithms

Automatically pre-programs and erases the chip or any sector

• Embedded Program™ Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready-Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

Automatic sleep mode

When addresses remain stable, automatically switches themselves to low power mode.

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read in another sector within the same device


Sector protection

Hardware method disables any combination of sectors from program or erase operations.

• Temporary sector unprotection

Hardware method enables temporarily any combination of sectors from program or erase operations.

■ PACKAGE



■ DESCRIPTION

The MBM29LV002T/B are a 2M-bit, 3.0 V-only Flash memory organized as 256K bytes of 8 bits each. The MBM29LV002T/B are offered in40-pin TSOP and 40-pin SON packages. These devices are designed to be programmed in-system with the standard system 3.0 V Vcc supply. 12.0 V VPP and 5.0 V Vcc are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

The standard MBM29LV002T/B offer access times 100 ns and 150 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable ($\overline{\text{CE}}$), write enable ($\overline{\text{WE}}$), and output enable ($\overline{\text{OE}}$) controls.

The MBM29LV002T/B are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV002T/B are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

These devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV002T/B are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and requlated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 , by the Toggle Bit feature on DQ_6 , or the RY/BY output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV002T/B memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16K byte, two 8K bytes, one 32K byte, and three 64K bytes.
- · Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.

	3FFFFH
16K byte	3BFFFH
8K byte	
8K byte	39FFFH
,	37FFFH
32K byte	2FFFFH
64K byte	1FFFFH
64K byte	
64K byte	0FFFFH
	00000H

	3FFFFH
64K byte	2FFFFH
64K byte	
64K byte	1FFFFH
,	0FFFFH
32K byte	07FFFH
8K byte	05FFFH
8K byte	
16K byte	03FFFH
,	00000H


MBM29LV002T Sector Architecture

MBM29LV002B Sector Architecture


■ PRODUCT LINE UP


Pari	No.	MBM29LV002T/	MBM29LV002B
Ordering Part No.	$Vcc = 3.3 V_{-0.3 V}^{+0.3 V}$	-10	
Ordering Fart No.	$Vcc = 3.0 V_{-0.3 V}^{+0.6 V}$	_	-12
Max. Access Time (ns)	100	120
Max. CE Access (ns)		100	120
Max. OE Access (ns)		40	50

■ BLOCK DIAGRAM



■ PIN ASSIGNMENTS





■ LOGIC SYMBOL




Table 1 MBM29LV002T/002B Pin Configuration

Pin	Function
A ₀ to A ₁₇	Address Inputs
DQo to DQ7	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/ B Y	Ready-Busy Outputs
RESET	Hardware Reset Pin/ Sector Protection Unlock
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply

Table 2 MBM29LV002T/B User Bus Operations

Operation	CE	OE	WE	Ao	A 1	A 6	A 9	A 10	DQ ₀ to DQ ₁₅	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	VID	L	Code	Н
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	L	Code	Н
Read (2)	L	L	Н	Ao	A 1	A 6	A 9	A ₁₀	D оит	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Χ	Х	Х	Х	HIGH-Z	Н
Write (Program/Erase)	L	Н	L	Ao	A 1	A 6	A 9	A 10	Din	Н
Enable Sector Protection (3)	L	VID	ı	L	Н	L	VID	Х	Х	Н
Verify Sector Protection (3)	L	L	Н	L	Н	L	VID	L	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Χ	Х	Х	Х	Х	Х	VID
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L

Legend: $L = V_{IL}$, $H = V_{IH}$, $X = V_{IL}$ or V_{IH} , $\neg \bot \Gamma = Pulse$ input. See DC Characteristics for voltage levels.


Notes: 1. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 6.

- 2. WE can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.
- 3. This mode operates under $Vcc = 3.3 V\pm 10\%$.

■ ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in two packages. The order number is formed by a combination of:



■ FUNCTIONAL DESCRIPTION

Read Mode

The MBM29LV002T/002B have two control functions which must be satisfied in order to obtain data at the outputs. \overline{CE} is the power control and should be used for a device selection. \overline{OE} is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least tacc - tce time.)

Standby Mode

There are two ways to implement the standby mode on the MBM29LV002T/002B devices, one using both the CE and RESET pins; the other via the RESET pin only.

When using both pins, a CMOS standby mode is achieved with $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ inputs both held at $Vcc\pm0.3$ V. Under this condition the current consumed is less than 5 μ A. A TTL standby mode is achieved with $\overline{\text{CE}}$ and RESET pins held at V_{IH}. Under this condition the current is reduced to less than 250 μ A. The device can be read with standard access time (tce) from either of these standby modes.

When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at Vss \pm 0.3 V ($\overline{\text{CE}}$ = "H" or "L"). Under this condition the current is consumed is less than 5 μ A. A TTL standby mode is achieved with RESET pin held at V $_{\text{L}}$ ($\overline{\text{CE}}$ = "H" or "L"). Under this condition the current required is reduced to less than 250 μ A. Once the RESET pin is taken high, the device requires 500 ns of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the OE input.

Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV002T/002B data.

This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29LV002T/002B automatically switch itself to low power mode when MBM29LV002T/002B addresses remain stably during access time of 300 ns. It is not necessary to control $\overline{\text{CE}}$, $\overline{\text{WE}}$, and $\overline{\text{OE}}$ on the mode. Under the mode, the current consumed is typically 1 μA (CMOS level).

Since the data are latched during this mode, the data are read out continuously. If the addresses are changed, the mode is canceled automatically and MBM29LV002T/002B read-out the data for changed addresses.

Output Disable

With the \overline{OE} input at a logic high level (V_H), output from the device is disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A_9 . Two identifier bytes may then be sequenced from the device outputs by toggling address A_0 from V_{IL} to V_{IH} . All addresses are DON'T CARES except A_0 , A_1 , A_6 , and A_{10} . (See Table 3.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV002T/002B are erased or programmed in a system without access to high voltage on the A₉ pin. The command sequence is illustrated in Table 6. (Refer to Autoselect Command section.)

 $A_0 = V_{IL}$ represents the manufacturer's code (Fujitsu = 04H) and $A_0 = V_{IH}$ represents the device identifier code (MBM29LV002T = 40H, MBM29LV002B = C2H). All identifiers for manufacturer and device will exhibit odd parity with DQ₇ defined as the parity bit. In order to read the proper device codes when executing the autoselect, A_1 must be V_{IL} . (See Tables 3.1 and 3.2.)

A₁₇ to A₁₃ A₁ Αo Code (HEX) Type **A**10 A_6 Manufacturer's Code Χ Vп Vıı Vıı VII 04H MBM29LV002T Χ V_{IL} V_{IL} V_{IL} Vін 40H Device Code MBM29LV002B Χ VIL VII Vıı Vін C2H Sector Sector Protection VIL VIL Vн V_{IL} 01H* Addresses

Table 3.1 MBM29LV002T/B Sector Protection Verify Autoselect Code

Table 3.2 Expanded Autoselect Code Table

T	Code	DQ ₇	DQ ₆	DQ₅	DQ ₄	DQ₃	DQ ₂	DQ ₁	DQ₀	
Manufacturer's C	04H	0	0	0	0	0	1	0	0	
MBM29LV002T		40H	0	1	0	0	0	0	0	0
Device Code MBM29LV002B		C2H	1	1	0	0	0	0	1	0
Sector Protection	01H*	0	0	0	0	0	0	0	1	

^{*:} Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Protection

The MBM29LV002T/002B feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 6). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 and control pin \overline{OE} , (suggest $V_{ID} = 11.5 \text{ V}$), $\overline{CE} = V_{IL}$, and $A_6 = V_{IL}$. The sector addresses (A_{17} , A_{16} , A_{15} , A_{14} , and A_{13}) should be set to the sector to be protected. Tables 4 and 5 define the sector address for each of the seven (7) individual sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of

the same. Sector addresses must be held constant during the $\overline{\text{WE}}$ pulse. See figures 14 and 21 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses (A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) while (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) will produce a logical "1" code at device output DQ₀ for a protected sector. Otherwise the devices will read 00H for unprotected sector. In this mode, the lower order addresses, except for A₀, A₁, A₆, and A₁₀ are DON'T CARES. Address locations with A₁ = V_{IL} are reserved for Autoselect manufacturer and device codes.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A_{17} , A_{16} , A_{15} , A_{14} , and A_{13}) are the sector address will produce a logical "1" at DQ $_0$ for a protected sector. See Tables 3.1 and 3.2 for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29LV002T/002B devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again. See figure 15 and 22.

Sector Address	A 17	A 16	A 15	A 14	A 13	Address Range
SA0	0	0	Х	Х	Х	00000H to 0FFFFH
SA1	0	1	Х	Х	Х	10000H to 1FFFFH
SA2	1	0	Х	Х	Х	20000H to 2FFFFH
SA3	1	1	0	Х	Х	30000H to 37FFFH
SA4	1	1	1	0	0	38000H to 39FFFH
SA5	1	1	1	0	1	3A000H to 3BFFFH
SA6	1	1	1	1	Х	3C000H to 3FFFFH

Table 4 Sector Address Tables (MBM29LV002T)

Table 5 Sector Address Tables (MBM29LV002B)
---------------------------------	--------------

Sector Address	A 17	A 16	A 15	A 14	A 13	Address Range
SA0	0	0	0	0	Х	00000H to 03FFFH
SA1	0	0	0	1	0	04000H to 05FFFH
SA2	0	0	0	1	1	06000H to 07FFFH
SA3	0	0	1	Х	Х	08000H to 0FFFFH
SA4	0	1	Х	Х	Х	10000H to 1FFFFH
SA5	1	0	Х	Х	Х	20000H to 2FFFFH
SA6	1	1	Х	Х	Х	30000H to 3FFFFH

Command Sequence	=		First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
•	Řeq'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	
Read/Reset*	1	XXXH	F0H	_	_	_	_	_	_	_	_	_	_	
Read/Reset*	3	5555H	AAH	2AAAH	55H	5555H	F0H	RA	RD	_	_	_	_	
Autoselect	3	5555H	AAH	2AAAH	55H	5555H	90H	_	_	_	_	_	_	
Byte Program	4	5555H	AAH	2AAAH	55H	5555H	A0H	PA	PD	_	_	_	_	
Chip Erase	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H	
Sector Erase	6	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA	30H	
Sector Erase Suspend Erase can be suspended during sector erase with Addr ("H" or "L"). Data (B0H)						1								
Sector Erase Resume Erase can be resumed after suspend with Addr ("H" or "L"). Data (30H)														

Table 6 MBM29LV002T/B Command Definitions

- **Notes:** 1. Address bits A_{15} to $A_{17} = X =$ "H" or "L" for all address commands except for Program Address (PA) and Sector Address (SA).
 - 2. Bus operations are defined in Table 2.
 - 3. RA = Address of the memory location to be read.
 - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE pulse.
 - SA = Address of the sector to be erased. The combination of A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃ will uniquely select any sector.
 - 4. RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA.
 - 5. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
 - *: Either of the two reset commands will reset the device.

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to read mode. Table 6 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the sector Erase operation is in progress. Moreover, both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Read/Reset Command

The read or reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address X001H returns the device code (MBM29LV002T = 40H, MBM29LV002B = C2H). (See Tables 3.1 and 3.2.)

All manufacturer and device codes will exhibit odd parity with the MSB (DQ₇) defined as the parity bit.

Sector state (protection or unprotection) will be informed address X0002H.

Scanning the sector addresses (A₁₇, A₁₆, A₁₅, A₁₄, A₁₃) while (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector.

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the autoselect command during the operation, execute it after writing Read/Reset command sequence.

Byte Programming

The device is programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ_7 is equivalent to data written to this bit at which time the device returns to the read mode and addresses are no longer latched. (See Table 7, Hardware Sequence Flags.) Therefore, the device requires that a valid address to the device be supplied by the system at this particular instance of time. Hence, \overline{Data} Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device (exceed timing limits), or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 17 illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Chip Erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last \overline{WE} pulse in the command sequence and terminates when the data on DQ₇ is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Figure 18 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{WE} , while the command (Data = 30H) is latched on the rising edge of \overline{WE} . After time-out of 50 μs from the rising edge of the last Sector Erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 7. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 μ s, otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 μ s from the rising edge of the last \overline{WE} will initiate the execution of the Sector Erase command(s). If another falling edge of the \overline{WE} occurs within the 50 μ s time-out window the timer is reset. (Monitor DQ₃ to determine if the sector erase timer window is still open, see section DQ₃, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 6).

Sector erase does not require the user to program the devices prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 μ s time out from the rising edge of the WE pulse for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (See Write Operation Status section) at which time the device returns to the read mode. Data polling must be performed at an address within any of the sectors being erased.

Figure 18 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads (not program) from a non-busy sector. This command is applicable ONLY during the Sector Erase operation and will be ignored if written during the Chip Erase or Program operation. The Erase Suspend command (B0H) will be allowed only during the Sector Erase Operation [that will include the sector erase time-out period after the Sector Erase commands (30H). Writing this command during the time-out will result in immediate termination of the time-out period. Any subsequent writes of the Sector Erase command will be taken as the Erase Resume command. Note that any other commands during the time out will reset the device to read mode.] The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command. When the Erase Suspend command is written during a Sector Erase operation, the device will take a maximum of 15 μ s to suspend the erase operation. When the device has entered the erase-suspended mode, the DQ $_7$ bit will be at logic "1", and DQ $_6$ will stop toggling. The user must use the address of the erasing sector for reading DQ $_6$ and DQ $_7$ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Write Operation Status

Table 7 Hardware Sequence Flags

		Status	DQ ₇	DQ ₆	DQ₅	DQ₃	DQ ₂
	Embedded P	rogram Algorithm	DQ ₇	Toggle	0	0	1
	Embedded E	rase Algorithm	0	Toggle	0	1	Toggle
In		Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle (Note 1)
Progress	Progress Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle (Note 2)	0	0	1 (Note 3)
	Embedded P	rogram Algorithm	DQ ₇	Toggle	1	0	1
Exceeded	Program/Eras	se in Embedded Erase Algorithm	0	Toggle	1	1	N/A
Time Limits	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle	1	0	N/A

Notes: 1. Performing successive read operations from the erase-suspended sector will cause DQ2 to toggle.

- 2. Performing successive read operations from any address will cause DQ6 to toggle.
- 3. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.
- 4. DQo and DQ1 are reserve pins for future use.
- 5. DQ4 is Fujitsu internal use only.

DQ₇

Data Polling

The MBM29LV002T/002B devices feature \overline{Data} Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the device will produce the complement of the data last written to DQ_7 . Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ_7 . During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ_7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ_7 output. The flowchart for \overline{Data} Polling (DQ_7) is shown in Figure 19.

For chip erase and sector erase, the \overline{Data} Polling is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. \overline{Data} Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29LV002T/002B data pins ($\overline{DQ_7}$) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the device is driving status information on $\overline{DQ_7}$ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the $\overline{DQ_7}$ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and $\overline{DQ_7}$ has a valid data, the data outputs on $\overline{DQ_0}$ to $\overline{DQ_0}$ may be still invalid. The valid data on $\overline{DQ_0}$ to $\overline{DQ_7}$ will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm, or sector erase time-out. (See Table 7.)

See Figure 10 for the Data Polling timing specifications and diagrams.

DQ_6

Toggle Bit I

The MBM29LV002T/002B also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the devices will result in DQ₆ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth \overline{WE} pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written is protected, the toggle bit will toggle for about 2 µs and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 50 µs and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause DQ6 to toggle.

See Figure 11 for the Toggle Bit I timing specifications and diagrams.

DQ_5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits. Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in Table 2.

If this failure condition occurs during sector erase operation, it specifies that a particular sector is bad and it may not be reused. However, other sectors are still functional and may be used for the program or erase operation. The device must be reset to use other sectors. Write the Reset command sequence to the device, and then execute program or erase command sequence. This allows the system to continue to use the other active sectors in the device.

If this failure condition occurs during the chip erase operation, it specifies that the entire chip is bad or combination of sectors are bad.

If this failure condition occurs during the byte programming operation, it specifies that the entire sector containing that byte is bad and this sector may not be reused, (other sectors are still functional and can be reused).

The DQ_5 failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ_7 bit and DQ_6 never stops toggling. Once the device has exceeded timing limits, the DQ_5 bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used.

DQ_3

Sector Erase Timer

After the completion of the initial Sector Erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial Sector Erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase

operation is completed as indicated by Data Polling or Toggle Bit I. If DQ3 is low ("0"), the device will accept additional Sector Erase commands. To insure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 were high on the second status check, the command may not have been accepted.

See Table 7: Hardware Sequence Flags.

DQ_2

Toggle Bit II

This Toggle Bit II, along with DQ6, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ_7 , is summarized as follows:

Mode	DQ ₇	DQ ₆	DQ ₂
Program	DQ ₇	Toggles	1
Erase	0	Toggles	Toggles
Erase Suspend Read (Erase-Suspended Sector) (Note 1)	1	1	Toggles
Erase Suspend Program	DQ ₇ (Note 2)	Toggles	1 (Note 2)

Notes: 1. These status flags apply when outputs are read from a sector that has been erase-suspended.

2. These status flags apply when outputs are read from the byte address of the non-erase suspended sector.

For example, DQ_2 and DQ_6 can be used together to determine the erase-suspend-read mode. (DQ_2 toggles while DQ_6 does not.) See also above Table and Figure 20.

Furthermore, DQ₂ can also be used to determine which sector is being erased. When the devices are in the erase mode, DQ₂ toggles if this bit is read from the erasing sector.

RY/BY

Ready/Busy

The MBM29LV002T/002B provide a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/BY pin is low, the device will not accept any additional program or erase commands. If the MBM29LV002T/002B are placed in an Erase Suspend mode, the RY/BY output will be high. Also, since this is an open drain output, many RY/BY pins can be tied together in parallel with a pull up resistor to Vcc.

During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. See Figure 11 and 12 for a detailed timing diagram.

Since this is an open-drain output, several RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

RESET

Hardware Reset

The MBM29LV002T/002B devices may be reset by driving the RESET pin to $V_{\rm IL}$. The RESET pin has a pulse requirement and has to be kept low ($V_{\rm IL}$) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20 μ s after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the devices requires an additional 50 ns before it will allow read access. When the RESET pin is low, the device will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the RESET pulse. See Figure 10 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

Data Protection

The MBM29LV002T/002B are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporates several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during $V_{\rm CC}$ power-up and power-down, a write cycle is locked out for $V_{\rm CC}$ less than 2.5 V (typically 2.4 V). If $V_{\rm CC}$ < $V_{\rm LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the Read mode. Subsequent writes will be ignored until the $V_{\rm CC}$ level is greater than $V_{\rm LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when $V_{\rm CC}$ is above 2.5 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not initiate a write cycle.


Logical Inhibit


Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.


Power-Up Write Inhibit

Power-up of the device with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to the read mode on power-up.

■ MAXIMUM OVERSHOOT







■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–55°C to +125°C
Ambient Temperature with Power Applied	–25°C to +85°C
Voltage with Respect to Ground All Pins except A ₉ , OE, and RESET (No	ote 1)0.5 V to +Vcc +0.5 V
Vcc (Note 1)	–0.5 V to +5.5 V
A ₉ , OE, RESET (Note 2)	–0.5 V to +13.0 V

- Notes: 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
 - 2. Minimum DC input voltage on A₉, \overline{OE} , and \overline{RESET} pins are -0.5 V. During voltage transitions, A₉, \overline{OE} , and \overline{RESET} pins may negative overshoot V_{ss} to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, \overline{OE} , and \overline{RESET} pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING RANGES

Operating ranges define those limits between which the functionality of the device is guaranteed.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses , operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ DC CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	VIN = Vss to Vcc, Vcc = Vcc Max.	-1.0	+1.0	μA
ILO	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max.	-1.0	+1.0	μA
Ішт	A ₉ , OE, RESET Inputs Leakage Current	Vcc = Vcc Max., A ₉ , OE, RESET = 12.5 V	_	80	μA
Icc1	Vcc Active Current (Note 1)	CE = VIL, OE = VIH	_	30	mA
Icc2	Vcc Active Current (Note 2)	CE = VIL, OE = VIH	_	35	mA
Icc3	Vcc Current (Standby)	Vcc = Vcc Max., $\overline{\text{CE}}$ = Vcc \pm 0.3 V, RESET = Vcc \pm 0.3 V	_	5	μA
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = Vss ± 0.3 V	_	5	μA
VIL	Input Low Level	_	-0.5	0.6	V
VIH	Input High Level	_	2.0	Vcc + 0.3	V
Vid	Voltage for Autoselect and Sector Protection/Temporary Sector Unprotection (A ₉ , OE, RESET)	_	11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 4.0 mA, Vcc = Vcc Min.	_	0.45	V
V _{OH1}	Output High Voltage Level	lон = −2.0 mA, Vcc = Vcc Min.	2.4	_	V
V _{OH2}	Output High Voltage Level	Iон = −100 μA, Vcc = Vcc Min.	Vcc - 0.4	_	V
VLKO	Low Vcc Lock-Out Voltage		2.3	2.5	V

Notes: 1. The lcc current listed includes both the DC operating current and the frequency dependent component (at 5 MHz).

The frequency component typically is 2 mA/MHz, with \overline{OE} at V_{IH}.

2. Icc active while Embedded Algorithm (program or erase) is in progress.

■ AC CHARACTERISTICS


• Read Only Operations Characteristics

Parameter Symbols		Description	Test Setup		-10 (Note)	-12 (Note)	Unit
JEDEC	Standard	•			(Note)	(Note)	
tavav	t RC	Read Cycle Time	_	Min.	100	120	ns
t avqv	tacc	Address to Output Delay $\frac{CE = V_{IL}}{OE = V_{IL}}$ Max.		100	120	ns	
t ELQV	t ce	Chip Enable to Output Delay $\overline{OE} = V_{IL}$		Max.	100	120	ns
t GLQV	t oe	Output Enable to Output Delay	_	Max.	40	50	ns
t ehqz	t DF	Chip Enable to Output High-Z	_	Max.	30	30	ns
t GHQZ	t DF	Output Enable to Output High-Z — Max.		Max.	30	30	ns
taxqx	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First	_	Min.	0	0	ns
_	tready	RESET Pin Low to Read Mode	_	Max.	20	20	μs

Note: Test Conditions: Output Load: 1 TTL gate and 30 pF (MBM29LV002T-10/B-10) 1 TTL gate and 100 pF (MBM29LV002T-12/B-12)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V



• Write/Erase/Program Operations Alternate WE Controlled Writes

Parameter Symbols		Description			-10	40	1124
JEDEC	Standard	Description				-12	Unit
tavav	twc	Write Cycle	Min.	100	120	ns	
t avwl	tas	Address Set	up Time	Min.	0	0	ns
twlax	t AH	Address Hol	d Time	Min.	50	50	ns
t DVWH	tos	Data Setup	Time	Min.	50	50	ns
t whdx	t DH	Data Hold T	ime	Min.	0	0	ns
_	toes	Output Enab	ole Setup Time	Min.	0	0	ns
		Output	Read	Min.	0	0	ns
_	t 0EH	Enable Hold Time	Toggle and Data Polling	Min.	10	10	ns
t GHWL	t GHWL	Read Recov	er Time Before Write	Min.	0	0	ns
t ELWL	tcs	CE Setup Ti	CE Setup Time			0	ns
twheh	t cH	CE Hold Time		Min.	0	0	ns
t wLWH	twp	Write Pulse Width		Min.	50	50	ns
twhwL	twpн	Write Pulse Width High		Min.	30	30	ns
t whwh1	t whwh1	Byte Prograi	Byte Programming Operation		8	8	μs
twhwh2	t whwh2	Sector Erase	e Operation (Note 1)	Тур.	1	1	sec
_	tvcs	Vcc Setup T	ime	Min.	50	50	μs
_	t vlht	Voltage Tran	sition Time (Note 2)	Min.	4	4	μs
_	twpp	Write Pulse	Width (Note 2)	Min.	100	100	μs
	toesp	OE Setup Ti	me to WE Active (Note 2)	Min.	4	4	μs
_	tcsp	CE Setup Time to WE Active (Note 2)		Min.	4	4	μs
_	t RB	Recover Time From RY/BY			0	0	ns
_	t RP	RESET Puls	Min.	500	500	ns	
	t RH	RESET Hold	d Time Before Read	Min.	50	50	ns
_	t BUSY	Program/Era	ase Valid to RY/BY Delay	Min.	90	90	ns

Notes: 1. This does not include the preprogramming time.

2. These timings are for Sector Protection operation.


• Write/Erase/Program Operation Alternate CE Controlled Writes


Parameter Symbols		Description			40	40	l lm:t
JEDEC	Standard		Description	-10	-12	Unit	
tavav	twc	Write Cycle Tim	Write Cycle Time Min.			120	ns
t avel	tas	Address Setup	Time	Min.	0	0	ns
t ELAX	t AH	Address Hold T	ime	Min.	50	50	ns
t dveh	t DS	Data Setup Tim	е	Min.	50	50	ns
t ehdx	t DH	Data Hold Time		Min.	0	0	ns
_	toes	Output Enable S	Setup Time	Min.	0	0	ns
	.	Output Enable	Read	Min.	0	0	ns
_	t OEH	Hold Time	Toggle and Data Polling	Min.	10	10	ns
t GHEL	t GHEL	Read Recover	Time Before Write	Min.	0	0	ns
twlel	tws	WE Setup Time		Min.	0	0	ns
t EHWH	twн	WE Hold Time		Min.	0	0	ns
t ELEH	t CP	CE Pulse Width	CE Pulse Width		50	50	ns
t EHEL	t срн	CE Pulse Width	ı High	Min.	30	30	ns
t whwh1	twhwh1	Byte Programm	ing Operation	Тур.	8	8	μs
t whwh2	twhwh2	Sector Erase O	peration (Note)	Тур.	1	1	sec
_	tvcs	Vcc Setup Time		Min.	50	50	μs
_	t RB	Recover Time F	Recover Time From RY/BY Min		0	0	ns
_	t RP	RESET Pulse Width Mir		Min.	500	500	ns
_	t RH	RESET Hold Ti	RESET Hold Time Before Read M		50	50	ns
_	t BUSY	Program/Erase	Valid to RY/BY Delay	Min.	90	90	ns


Note: This does not include the preprogramming time.


■ SWITCHING WAVEFORMS

• Key to Switching Waveforms










Notes: 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles of four bus cycle sequence.


Figure 7 Alternate WE Controlled Program Operation Timings



Notes: 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles of four bus cycle sequence.

Figure 8 Alternate CE Controlled Program Operation Timings











Figure 10 AC Waveforms for Data Polling during Embedded Algorithm Operations
























VA = Address for programming

- Any of the sector addresses within the sector being erased during sector erase or multiple sector erases operation
- = XXXXH during sector erase or multiple sector erases operation
- Any of the sector addresses within the sector not being protected during sector erase or multiple sector erases operation

Note: DQ7 is rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 19 Data Polling Algorithm





VA = Address for programming

- Any of the sector addresses within the sector not being erased during sector erase or multiple sector erases operation
- = XXXXH during sector erase or multiple sector erases operation
- Any of the sector addresses within the sector not being protected during sector erase or multiple sector erases operation

Note: DQ $_6$ is rechecked even if DQ $_5$ = "1" because DQ $_6$ may stop toggling at the same time as DQ $_5$ changing to "1".

Figure 20 Toggle Bit Algorithm





Notes: 1. All protected sectors are unprotected.

2. All previously protected sectors are protected once again.

Figure 22 Temporary Sector Unprotection Algorithm

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits		Unit	Comment	
Farameter	Min.	Тур.	Max.	Onit	Comment
Sector Erase Time	_	1	15	sec	Excludes programming time prior to erasure
Byte Programming Time	_	8	3,600	μs	Excludes system-level overhead
Chip Programming Time	_	21	T.B.D	sec	Excludes system-level overhead
Erase/Program Cycle	100,000	_	_	Cycles	

■ TSOP PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0	7	8	pF
Соит	Output Capacitance	Vоит = 0	8	10	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	9	11	pF


Note: Test conditions $T_A = 25^{\circ}C$, f = 1.0 MHz


■ SON PIN CAPACITANCE


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0	7	8	pF
Соит	Output Capacitance	Vоит = 0	8	10	pF
CIN2	Control Pin Capacitance	Vin = 0	9	11	pF

Note: Test conditions T_A = 25°C, f = 1.0 MHz

■ PACKAGE DIMENSIONS







FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi

Kanagawa 211-8588, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division

3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center

Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH

Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan

New Tech Park Singapore 556741

Tel: (65) 281-0770

Fax: (65) 281-0220

http://www.fmap.com.sg/

F9803

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.